skip to main content

Dan Colglazier

Dan Colglazier is a Senior Engineer in the Lenovo Infrastructure Solutions Group Performance Laboratory in Morrisville, NC. He had previously spent over 30 years at IBM, where he started out in the IBM Data Processing Division performance team helping improve the designs of future mainframe storage hierarchies. Assessing the performance of ThinkSystem servers in both IBM and Lenovo has been his main focus. He is currently the leader of the Performance Design Guidance team. Dan holds a Bachelor of Science degree in Computer Engineering and a Master of Science degree in Electrical Engineering both from the University of Illinois.

Dan Colglazier has authored the following 6 documents. Click one of the links below to show just the documents of that type.

All Documents by Dan Colglazier

ThinkSystem Hidden UEFI Parameters
Planning / Implementation, first published 15 May 2018, last updated 18 Mar 2020

Balanced Memory Configurations with Second-Generation Intel Xeon Scalable Processors
Planning / Implementation, first published 2 Apr 2019

System x Hidden UEFI Parameters
Planning / Implementation, first published 6 Mar 2017, last updated 15 May 2018

Balanced Memory Configurations with 1st Generation Intel Xeon Scalable Processors
Planning / Implementation, first published 18 Aug 2017, last updated 20 Nov 2017

Maximizing System x and ThinkServer Performance with a Balanced Memory Configuration (withdrawn)
Planning / Implementation, first published 18 Apr 2016, last updated 4 Oct 2017

Lenovo ThinkSystem SD530 Performance Considerations with 12 DIMMs and 16 DIMMs (withdrawn)
Planning / Implementation, first published 11 Jul 2017

  • 1-6 of 6